View of Gate Dielectric Stack Benchmarking in Sub-3 nm FinFET vs. Gate-All-Around Nanosheet FETs: Trade-offs in Interface Trap Density, EOT Scaling, and NBTI Degradation Kinetics

Return to Article Details Gate Dielectric Stack Benchmarking in Sub-3 nm FinFET vs. Gate-All-Around Nanosheet FETs: Trade-offs in Interface Trap Density, EOT Scaling, and NBTI Degradation Kinetics Download Download PDF